View PCA8576C_3328787.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1. general description the PCA8576C is a peripheral device which interfaces to almost any liquid crystal display (lcd) 1 with low multiplex rates. it generates the drive signals for any static or multiplexed lcd containing up to four backplanes and up to 40 segments and can easily be cascaded for larger lcd applications . the PCA8576C is compatible with most microprocessors or microcontrollers and communicates via a two-line bidirectional i 2 c-bus. communication overheads are minimized by a display ram with auto-incremented addressing and by hardware subaddressing. aec-q100 compliant for automotive applications. 2. features and benefits ? single-chip lcd controller and driver ? 40 segment drives: ? up to twenty 7-segment alphanumeric characters ? up to ten 14-segment alphanumeric characters ? any graphics of up to 160 elements ? versatile blinking modes ? no external components required (even in multiple device applications) ? selectable backplane drive configuration: st atic, 2, 3, or 4 backplane multiplexing ? selectable display bias configuration: static, 1 ? 2 , or 1 ? 3 ? internal lcd bias generation with voltage-follower buffers ? 40 4-bit ram for display data storage ? auto-incremented display data loading across device subaddress boundaries ? display memory bank switching in static and duplex drive modes ? wide logic lcd supply range: ? from 2 v for low-threshold lcds ? up to 6 v for guest-host lcds and high-threshold twisted nematic lcds ? low power consumption ? may be cascaded for large lcd applications (up to 2560 segments possible) ? no external components ? separate or combined lcd and logic supplies ? optimized pinning for plane wiring in bo th and multiple PCA8576C applications ? power-saving mode for extremely low power consumption in battery-operated and telephone applications PCA8576C universal lcd driver fo r low multiplex rates rev. 1 ? 22 july 2010 product data sheet 1. the definition of the abbreviations and acronyms used in this data sheet can be found in section 16 .
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 2 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 3. ordering information 4. marking 5. block diagram table 1. ordering information type number package name description version PCA8576Ch/q900/1 lqfp64 plastic low profile quad flat package; 64 leads; body 10 10 1.4 mm sot314-2 table 2. marking codes type number marking code PCA8576Ch/q900/1 PCA8576Cq900 fig 1. block diagram of PCA8576C 013aaa27 3 lcd voltage selector v lcd v dd timing blinker oscillator input filters i 2 c-bus controller power- on reset clk sync osc v ss scl sda sa0 display controller command decoder backplane outputs bp0 bp2 bp1 bp3 input bank selector display ram 40 4 bits output bank selector data pointer sub- address counter display segment outputs display latch shift register s0 to s39 a0 a1 a2 PCA8576C lcd bias generator 40
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 3 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 6. pinning information 6.1 pinning top view. for mechanical details, see figure 29 . fig 2. pin configuration for lqfp64 (PCA8576Ch/q900/1) PCA8576Ch n.c. n.c. s34 s17 s35 s16 s36 s15 s37 s14 s38 s13 s39 s12 n.c. s11 n.c. s10 sda s9 scl s8 sync s7 clk s6 v dd s5 osc s4 a0 n.c. a1 s33 a2 s32 sa0 s31 v ss s30 v lcd s29 n.c. s28 n.c. s27 n.c. s26 bp0 s25 bp2 s24 bp1 s23 bp3 s22 s0 s21 s1 s20 s2 s19 s3 s18 013aaa27 4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 4 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 6.2 pin description table 3. pin description symbol pin description lqfp64 (PCA8576Ch/q900/1) type sda 10 input/output i 2 c-bus serial data input and output scl 11 input i 2 c-bus serial clock input sync 12 input/output cascade synchronization input and output clk 13 input/output external clock input/output v dd 14 supply supply voltage osc 15 input internal oscillator enable input a0 to a2 16 to 18 input subaddress inputs sa0 19 input i 2 c-bus address input; bit 0 v ss 20 supply ground supply voltage v lcd 21 supply lcd supply voltage bp0, bp2, bp1, bp3 25 to 28 output lcd backplane outputs s0 to s39 2 to 7, 29 to 32, 34 to 47, 49 to 64 output lcd segment outputs n.c. 1, 8, 9, 22 to 24, 33, 48 - not connected; do not connect and do not use as feed through
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 5 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7. functional description the PCA8576C is a versatile peripheral de vice designed to interface between any microprocessor or microcontroller to a wide variet y of lcd segment or dot matrix displays (see figure 3 ). it can directly drive any static or multiplexed lcd containing up to four backplanes and up to 40 segments. the possible display configurations of the PCA8576C depend on the number of active backplane outputs required. a selection of display configurations is shown in ta b l e 4 . all of these configurations can be implem ented in the typical system shown in figure 4 . fig 3. example of displa ys suitable for PCA8576C table 4. selection of possi ble display configurations number of backplanes icons digits/characters dot matrix/ elements 7-segment 14-segment 4 160 20 10 160 dots (4 40) 3 120 15 7 120 dots (3 40) 28010580dots (2 40) 1405240dots (1 40) 7-segment with dot 14-segment with dot and accent 013aaa312 dot matrix
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 6 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates the host microprocessor or microcontroller maintains the 2-line i 2 c-bus communication channel with the PCA8576C. biasing voltages for the multiplexed lcd wa veforms are generated internally, removing the need for an external bias generator. the internal oscillator is selected by connecting pin osc to v ss . the only other connections required to complete the system are the power supplies (pins v dd , v ss , and v lcd ) and the lcd panel selected for the application. 7.1 power-on-reset (por) at power-on the PCA8576C resets to the following starting conditions: ? all backplane and segment outputs are set to v dd ? the selected drive mode is 1:4 multiplex with 1 ? 3 bias ? blinking is switched off ? input and output bank selectors are reset (as defined in ta b l e 8 ) ? the i 2 c-bus interface is initialized ? the data pointer and the subaddress counter are cleared remark: do not transfer data on the i 2 c-bus for at least 1 ms after a power-on to allow the reset action to complete. 7.2 lcd bias generator the full-scale lcd voltage (v oper ) is obtained from v dd ? v lcd . the lcd voltage may be temperature compensated externally through the v lcd supply to pin v lcd . fractional lcd biasing voltages are obtained fr om an internal voltage divider comprising three series resistor s connected between v dd and v lcd . the center resistor can be switched out of the circuit to provide a 1 ? 2 bias voltage level for the 1:2 multiplex configuration. fig 4. typical system configuration host micro- processor/ micro- controller r t r 2c b sda scl osc 40 segment drives 4 backplanes lcd panel (up to 160 elements) PCA8576C a0 a1 a2 ss sa0 v v ss v dd v dd v lcd 013aaa27 5
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 7 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.3 lcd voltage selector the lcd voltage selector coordinates the mult iplexing of the lcd in accordance with the selected lcd drive configuration. the operation of the voltage selector is controlled by the mode-set command from the command decoder. the biasing configurations that apply to the preferred modes of operatio n, together with the biasing characteristics as functions of v lcd and the resulting discrimina tion ratios (d) are given in ta b l e 5 . a practical value for v lcd is determined by equating v off(rms) with a defined lcd threshold voltage (v th ), typically when the lcd exhibits approximately 10 % contrast. in the static drive mode a suitable choice is v lcd >3v th . multiplex drive modes of 1:3 and 1:4 with 1 ? 2 bias are possible but the discrimination and hence the contrast ratios are smaller. bias is calculated by , where the values for a are a = 1 for 1 ? 2 bias a = 2 for 1 ? 3 bias the rms on-state voltage (v on(rms) ) for the lcd is calculated with equation 1 : (1) where the values for n are n = 1 for static drive mode n = 2 for 1:2 multiplex drive mode n = 3 for 1:3 multiplex drive mode n = 4 for 1:4 multiplex drive mode the rms off-state voltage (v off(rms) ) for the lcd is calculated with equation 2 : (2) discrimination is the ratio of v on(rms) to v off(rms) and is determined from equation 3 : (3) table 5. biasing characteristics lcd drive mode number of: lcd bias configuration backplanes levels static 1 2 static 0 1 1:2 multiplex 2 3 1 ? 2 0.354 0.791 2.236 1:2 multiplex 2 4 1 ? 3 0.333 0.745 2.236 1:3 multiplex 3 4 1 ? 3 0.333 0.638 1.915 1:4 multiplex 4 4 1 ? 3 0.333 0.577 1.732 v off rms () v lcd ------------------------ - v on rms () v lcd ----------------------- - d v on rms () v off rms () ------------------------ - = 1 1a + ------------ - v on rms () a 2 2a n ++ n 1a + () 2 ----------------------------- - v lcd = v off rms () a 2 2a ? n + n 1a + () 2 ----------------------------- - v lcd = d v on rms () v off rms () ---------------------- - a1 + () 2 n 1 ? () + a1 ? () 2 n 1 ? () + ------------------------------------------- - ==
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 8 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates using equation 3 , the discrimination for an lcd drive mode of 1:3 multiplex with 1 ? 2 bias is and the discrimination for an lcd drive mode of 1:4 multiplex with 1 ? 2 bias is . the advantage of these lcd drive modes is a reduction of the lcd full scale voltage v lcd as follows: ? 1:3 multiplex ( 1 ? 2 bias): ? 1:4 multiplex ( 1 ? 2 bias): these compare with when 1 ? 3 bias is used. it should be noted that v lcd is sometimes referred as the lcd operating voltage. 3 1.732 = 21 3 ---------- 1.528 = v lcd 6v off rms () 2.449v off rms () == v lcd 43 () 3 --------------------- - 2.309v off rms () == v lcd 3v off rms () =
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 9 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.4 lcd drive mode waveforms 7.4.1 static drive mode the static lcd drive mode is used when a single backplane is provided in the lcd. backplane and segment drive waveforms for this mode are shown in figure 5 . v state1 (t) = v sn (t) ? v bp0 (t). v on(rms) = v lcd . v state2 (t) = v sn+1 (t) ? v bp0 (t). v off(rms) = 0 v. fig 5. static driv e mode waveforms mgl745 v ss v lcd v ss v lcd v ss v lcd v lcd ? v lcd ? v lcd v lcd state 1 0 v bp0 sn sn+1 state 2 0 v (a) waveforms at driver. (b) resultant waveforms at lcd segment. lcd segments state 1 (on) state 2 (off) t fr
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 10 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.4.2 1:2 multiplex drive mode when two backplanes are provided in the lcd, the 1:2 multiplex mode applies. the PCA8576C allows the use of 1 ? 2 bias or 1 ? 3 bias (see figure 6 and figure 7 ). v state1 (t) = v sn (t) ? v bp0 (t). v on(rms) = 0.791v lcd . v state2 (t) = v sn (t) ? v bp1 (t). v off(rms) = 0.354v lcd fig 6. waveforms for the 1:2 multiplex drive mode with 1 ? 2 bias mgl746 state 1 bp0 (a) waveforms at driver. (b) resultant waveforms at lcd segment. lcd segments state 2 bp1 state 2 state 1 v ss v lcd v lcd / 2 v ss v ss v lcd v lcd v ss v lcd v lcd v lcd 0 v 0 v v lcd / 2 v lcd / 2 v lcd / 2 ? v lcd ? v lcd ? v lcd / 2 ? v lcd / 2 s n sn+1 t fr
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 11 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates v state1 (t) = v sn (t) ? v bp0 (t). v on(rms) = 0.745v lcd v state2 (t) = v sn (t) ? v bp1 (t) v off(rms) = 0.333v lcd. fig 7. waveforms for the 1:2 multiplex drive mode with 1 ? 3 bias mgl747 state 1 bp0 (a) waveforms at driver. (b) resultant waveforms at lcd segment. lcd segments state 2 bp1 state 1 state 2 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 0 v v lcd 2v lcd / 3 ? 2v lcd / 3 v lcd / 3 ? v lcd / 3 ? v lcd ? v lcd 0 v v lcd 2v lcd / 3 ? 2v lcd / 3 v lcd / 3 ? v lcd / 3 s n s n+1 t fr v ss v lcd 2v lcd / 3 v lcd / 3
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 12 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.4.3 1:3 multiplex drive mode when three backplanes are provided in the l cd, the 1:3 multiplex dr ive mode applies as shown in figure 8 . v state1 (t) = v sn (t) ? v bp0 (t). v on(rms) = 0.638v lcd . v state2 (t) = v sn (t) ? v bp1 (t). v off(rms) = 0.333v lcd. fig 8. waveforms for the 1:3 multiplex drive mode with 1 ? 3 bias mgl748 state 1 bp0 (b) resultant waveforms at lcd segment. lcd segments state 2 bp1 state 1 state 2 (a) waveforms at driver. bp2 s n s n+1 s n+2 t fr v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 0 v v lcd 2v lcd / 3 ? 2v lcd / 3 v lcd / 3 ? v lcd / 3 ? v lcd 0 v v lcd 2v lcd / 3 ? 2v lcd / 3 v lcd / 3 ? v lcd / 3 ? v lcd v ss v lcd 2v lcd / 3 v lcd / 3
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 13 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.4.4 1:4 multiplex drive mode when four backplanes are provided in the lcd, the 1:4 multiplex drive mode applies, as shown in figure 9 . v state1 (t) = v sn (t) ? v bp0 (t). v on(rms) = 0.577v lcd . v state2 (t) = v sn (t) ? v bp1 (t). v off(rms) = 0.333v lcd. fig 9. waveforms for the 1:4 multiplex mode with 1 ? 3 bias mgl749 state 1 bp0 (b) resultant waveforms at lcd segment. lcd segments state 2 bp1 state 1 state 2 bp2 (a) waveforms at driver. bp3 sn sn+1 sn+2 sn+3 t fr v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 v ss v lcd 2v lcd / 3 v lcd / 3 0 v v lcd 2v lcd / 3 ? 2v lcd / 3 v lcd / 3 ? v lcd / 3 ? v lcd 0 v v lcd 2v lcd / 3 ? 2v lcd / 3 v lcd / 3 ? v lcd / 3 ? v lcd v ss v lcd 2v lcd / 3 v lcd / 3
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 14 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.5 oscillator the internal logic and the lcd drive signals of the PCA8576C are timed by the frequency f clk , which equals either the bu ilt-in oscillator frequency f osc or the external clock frequency f clk(ext) . the clock frequency (f clk ) determines the lcd frame frequency (f fr ) and the maximum rate for data reception from the i 2 c-bus. to allow i 2 c-bus transmissions at their maximum data rate of 100 khz, f clk should be chosen to be above 125 khz. 7.5.1 internal clock the internal oscillator is enable d by connecting pin osc to pin v ss . in this case, the output from pin clk is the clock signal for any cascaded PCA8576C in the system. 7.5.2 external clock connecting pin osc to v dd enables an external clock source. pin clk then becomes the external clock input. remark: a clock signal must always be supplie d to the device. removing the clock, freezes the lcd in a dc st ate, which is not suitable for the liquid crystal. 7.6 timing the timing of the PCA8576C sequences the intern al data flow of the device. this includes the transfer of display data from the display ram to the display segment outputs. in cascaded applications, the synchronization signal (sync ) maintains the correct timing relationship between the PCA8576Cs in the system. the timing also generates the lcd frame frequency which is derived as an in teger division of the clock frequency (see ta b l e 6 ). the frame frequency is set by the mode-set command (see ta b l e 9 ) when an internal clock is used or by the frequency app lied to the pin clk when an external clock is used. [1] the possible values for f clk see table 16 . [2] for f clk = 200 khz. [3] for f clk = 31 khz. the ratio between the clock frequency and the lcd frame frequency depends on the power mode in which the device is operating. in the power-saving mode the reduction ratio is six times smaller; this allows the clo ck frequency to be reduced by a factor of six. the reduced clock frequency results in a si gnificant reduction in power consumption. table 6. lcd frame frequencies [1] PCA8576C mode frame frequency nominal frame frequency (hz) normal-power mode 69 [2] power-saving mode 65 [3] f fr f clk 2880 ------------ - = f fr f clk 480 --------- - =
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 15 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates the lower clock frequency has the disadvant age of increasing the response time when large amounts of display data are transmitted on the i 2 c-bus. when a device is unable to process a display data byte before the next one arrives, it holds the scl line low until the first display data byte is stored. this slows down the transmission rate of the i 2 c-bus but no data loss occurs. 7.7 display register the display register holds the display data while the corresponding multiplex signals are generated. 7.8 shift register the shift register transfers display information from the display ram to the display register while previous data is displayed. 7.9 segment outputs the lcd drive section includes 40 segment out puts, s0 to s39, which must be connected directly to the lcd. the segment output si gnals are generated based on the multiplexed backplane signals and with data residing in the display register. when less than 40 segment outputs are required, the unused segment outputs should be left open-circuit. 7.10 backplane outputs the lcd drive section includes four backplane outputs: bp0 to bp3. the backplane output signals are generated based on the selected lcd drive mode. ? in 1:4 multiplex drive mode: bp0 to bp3 must be connected directly to the lcd. if less than four backplane outputs are required the unused outputs can be left as an open-circuit. ? in 1:3 multiplex drive mode: bp3 carries the same signal as bp1, therefore these two adjacent outputs can be tied togethe r to give enhanced drive capabilities. ? in 1:2 multiplex drive mode: bp0 and bp2, bp1 and bp3 respectively carry the same signals and can also be paired to increase the drive capabilities. ? in static drive mode: the same signal is ca rried by all four backplane outputs and they can be connected in parallel for very high drive requirements. 7.11 display ram the display ram is a static 40 4-bit ram which stores lcd data. there is a one-to-one correspondence between ? the bits in the ram bitmap and the lcd elements ? the ram columns and the segment outputs ? the ram rows and the backplane outputs. a logic 1 in the ram bitmap indicates the on-state of the corresponding lcd element; similarly, a logic 0 indicates the off-state.
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 16 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates the display ram bit map figure 10 shows the rows 0 to 3 which correspond with the backplane outputs bp0 to bp3, and the columns 0 to 39 which correspond with the segment outputs s0 to s39. in multiplexed lcd applications the segment data of the first, second, third and fourth row of the display ram are time-multiplexed with bp0, bp1, bp2, and bp3 respectively. when display data is transmitted to the pca8 576c, the display bytes received are stored in the display ram in accordance with the se lected lcd drive mode. the data is stored as it arrives and does not wait for an ackno wledge cycle as with the commands. depending on the current multiplex drive mode, data is stored singularly, in pairs, triples or quadruples. to illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in figure 11 ; the ram filling organization depicted applies equally to other lcd types. the display ram bitmap shows the direct relationship between the display ram column and the segment outputs; and between the bits in a ram row and the backplane outputs. fig 10. display ram bit map 0 0 1 2 3 1 2 3 4 35 36 37 38 39 display ram addresses (columns)/segment outputs (s) display ram bits (rows)/ backplane outputs (bp) mbe52 5
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 17 of 44 nxp semiconductors PCA8576C universal lcd driver for low multiplex rates x = data bit unchanged. fig 11. relationship between lcd layout, drive mode, display ram filling order, and display data transmitted over the i 2 c-bus 001aaj64 6 acbdpf egd msb lsb bdpcadgfe msb lsb abfgecddp msb lsb cba f geddp msb lsb drive mode static 1:2 multiplex 1:3 multiplex 1:4 multiplex lcd segments lcd backplanes display ram filling order transmitted display byte bp0 bp0 bp1 bp0 bp1 bp2 bp1 bp2 bp3 bp0 n c x x x 0 1 2 3 b x x x a x x x f x x x g x x x e x x x d x x x dp x x x n + 1 n + 2 n + 3 n + 4 n + 5 n + 6 n + 7 rows display ram rows/backplane outputs (bp) byte1 columns display ram address/segment outputs (s) n a b x x 0 1 2 3 f g x x e c x x d dp x x n + 1 n + 2 n + 3 byte1 byte2 rows display ram rows/backplane outputs (bp) columns display ram address/segment outputs (s) n b dp c x 0 1 2 3 a d g x f e x x n + 1 n + 2 byte1 byte2 byte3 rows display ram rows/backplane outputs (bp) columns display ram address/segment outputs (s) n + 1 n a c b dp 0 1 2 3 f e g d byte1 byte2 byte3 byte4 byte5 rows display ram rows/backplane outputs (bp) columns display ram address/segment outputs (s) s n+2 s n+3 s n+1 s n dp a f b g e c d s n+2 s n+1 s n+7 s n s n+3 s n+5 s n+6 s n+4 dp a f b g e c d s n s n+1 s n+2 dp a f b g e c d s n+1 s n dp a f b g e c d
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 18 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates the following applies to figure 11 : ? in the static drive mode, the eight transmitt ed data bits are placed in row 0 of eight successive 4-bit ram words. ? in the 1:2 multiplex mode, the eight transmitted data bits are placed in pairs into row 0 and 1 of four succes sive 4-bit ram words. ? in the 1:3 multiplex mode, the eight bits are placed in triples into row 0, 1, and 2 to three successive 3-bit ram words, with bit 3 of the third address left unchanged. it is not recommended to use this bit in a displa y because of the difficult addressing. this last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overwriting adjacent data because always full bytes are transmitted. ? in the 1:4 multiplex mode, the eight transmitted data bits are placed in quadruples into row 0, 1, 2, and 3 of two successive 4-bit ram words. 7.12 data pointer the addressing mechanism for the display ram is realized using the data pointer. this allows the loading of an individual display data byte or a series of display data bytes, into any location of the display ram. the sequen ce commences with the initialization of the data pointer by the load-data-pointer command (see ta b l e 1 0 ). after this, the data byte is stored starting at the display ram address indicated by the data pointer (see figure 11 ). once each byte is stored, the data pointe r is automatically incremented based on the selected lcd configuration. the contents of the data pointer are incremented as follows: ? in static drive mode by eight. ? in 1:2 multiplex drive mode by four. ? in 1:3 multiplex drive mode by three. ? in 1:4 multiplex drive mode by two. if an i 2 c-bus data access terminates early, the state of the data pointer is unknown. consequently, the data pointer must be rewritten prior to further ram accesses. 7.13 sub-address counter the storage of display data is conditioned by the contents of the subaddress counter. storage is allowed to take place only when the contents of the subaddress counter match with the hardware subaddress applied to a0, a1 and a2. the subaddress counter value is defined by the device-select command (see ta b l e 11 ). if the contents of the subaddress counter and the hardware subaddress do not ma tch then data storage is blocked but the data pointer will be incremented as if data storage had ta ken place. t he subaddress counter is also incremented when the data pointer overflows. the storage arrangements described lead to ex tremely efficient data loading in cascaded applications. when a series of display byte s are sent to the display ram, automatic wrap-over to the next pca 8576c occurs when the last ram address is exceeded. subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character.
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 19 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.14 bank selector 7.14.1 output bank selector the output bank selector (see ta b l e 1 2 ), selects one of the four rows per display ram address for transfer to the display register. the actual row selected depends on the lcd drive mode in operation and on the instant in the multiplex sequence. ? in 1:4 multiplex mode: all ra m addresses of row 0 are selected, followed sequentially by the contents of row 1, row 2, and then row 3. ? in 1:3 multiplex mode: rows 0, 1, and 2 are selected sequentially. ? in 1:2 multiplex mode: rows 0 and 1 are selected. ? in the static mode: row 0 is selected. the PCA8576C includes a ram bank switching feature in the static and 1:2 multiplex drive modes. in the static drive mode, the bank-select command may request the contents of row 2 to be selected for display instead of the contents of row 0. in 1:2 multiplex drive mode, the contents of rows 2 and 3 may be selected instead of rows 0 and 1. this enables preparation of display information in an alternative bank and the ability to switch to it once it has been assembled. 7.14.2 input bank selector the input bank selector (see ta b l e 1 2 ) loads display data into the display ram based on the selected lcd drive configuration. usin g the bank-select command, display data can be loaded in row 2 into static drive mode or in rows 2 and 3 into 1:2 multiplex drive mode. the input bank selector functions independently of the output bank selector. 7.15 blinker the display blinking capabilitie s of the PCA8576C are very versatile. the whole display can be blinked at frequencies selected by the blink-select command. the blinking frequencies are integer fractions of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating (see ta b l e 7 ). an additional feature is for an arbitrary sele ction of lcd segments to be blinked. this applies to the static and 1:2 multiplex driv e modes and can be implemented without any communication overheads. using the output bank selector, the displayed ram banks are exchanged with alternate ram banks at the blinking frequency. this mode can also be specified by the blin k-select command (see ta b l e 1 3 ). table 7. blink frequencies blinking mode normal-power mode ratio power-saving mode ratio blink frequency off - - blinking off 1 2 hz 2 1 hz 3 0.5 hz f blink f clk 92160 ---------------- = f blink f clk 15360 ---------------- = f blink f clk 184320 ------------------- - = f blink f clk 30720 ---------------- = f blink f clk 368640 ------------------- - = f blink f clk 61440 ---------------- =
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 20 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates in the 1:3 and 1:4 multiplex modes, where no alternate ram bank is available, groups of lcd segments can be blinked by selectively changing the display ram data at fixed time intervals. if the entire display needs to be blinked at a frequency other than the nominal blink frequency, this can be done using the mode-set command to set and reset the display enable bit e at the required rate (see ta b l e 9 ). 7.16 characteristics of the i 2 c-bus the i 2 c-bus is for bidirectional, two-line communication between different ics or modules. the two lines are a serial data line (sda) and a serial clock line (scl). both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. data transfer may be initiated only when the bus is not busy. 7.16.1 bit transfer one data bit is transferred during each clock pulse. the data on the sda line must remain stable during the high period of the clock pul se. changes in the data line at this time will be interpreted as a control signal . bit transfer is illustrated in figure 12 . 7.16.2 start and stop conditions both data and clock lines remain high when the bus is not busy. a high-to-low change of the data line, while the clock is high, is defined as the start condition (s). a low-to-high change of the data line, while the clock is high, is defined as the stop condition (p). the start and stop conditions are illustrated in figure 13 . fig 12. bit transfer mba60 7 data line stable; data valid change of data allowed sda scl fig 13. definition of start and stop conditions mbc62 2 sda scl p stop condition sda scl s start condition
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 21 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.16.3 system configuration a device generating a message is a transmitte r and a device receiving a message is the receiver. the device that controls the message is the master and the devices which are controlled by the master are the slaves. the system configuratio n is illustrated in figure 14 . 7.16.4 acknowledge the number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlim ited. each byte of eight bits is followed by an acknowledge cycle. ? a slave receiver, which is addressed, must generate an acknowledge after the reception of each byte. ? a master receiver must generate an acknowle dge after the reception of each byte that has been clocked out of the slave transmitter. ? the device that acknowledges must pull-down the sda line during the acknowledge clock pulse, so that the sda line is st able low during the high period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). ? a master receiver must signal an end of da ta to the transmitter by not generating an acknowledge on the last byte that has been cl ocked out of the slave. in this event, the transmitter must leave the data line high to enable the master to generate a stop condition. acknowledgement on the i 2 c-bus is illustrated in figure 15 . fig 14. system configuration mga80 7 sda scl master transmitter/ receiver master transmitter slave transmitter/ receiver slave receiver master transmitter/ receiver
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 22 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.16.5 PCA8576C i 2 c-bus controller the PCA8576C acts as an i 2 c-bus slave receiver. it does not initiate i 2 c-bus transfers or transmit data to an i 2 c-bus master receiver. the only data output from the PCA8576C are the acknowledge signals of the selected devices. device selection depends on the i 2 c-bus slave address, the transferred command data and the hardware subaddress. in single device application, the hardware su baddress inputs a0, a1, and a2 are normally tied to v ss which defines the hardware subaddress 0. in multiple device applications a0, a1, and a2 are tied to v ss or v dd using a binary coding scheme so that no two devices with a common i 2 c-bus slave address have the same hardware subaddress. in the power-saving mode it is possible that the PCA8576C is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. if this situation occurs, the PCA8576C forces the scl line low until its internal operations are completed. this is known as the clock synchronization feature of the i 2 c-bus and serves to slow down fast transmitters. data loss does not occur. 7.16.6 input filter to enhance noise immunity in electrically ad verse environments, rc low-pass filters are provided on the sda and scl lines. 7.17 i 2 c-bus protocol two i 2 c-bus slave addresses (0111000 and 0111001) are reserved for the PCA8576C. the least significant bit of the slave address that a PCA8576C responds to is defined by the level tied at its input sa0. therefore, tw o types of PCA8576C can be distinguished on the same i 2 c-bus which allows: ? up to 16 PCA8576Cs on the same i 2 c-bus for very large lcd applications. ? the use of two types of lcd multiplex on the same i 2 c-bus. fig 15. acknowledgement of the i 2 c-bus mbc60 2 s start condition 9 8 2 1 clock pulse for acknowledgement not acknowledge acknowledge data output by transmitter data output by receiver scl from master
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 23 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates the i 2 c-bus protocol is shown in figure 16 . the sequence is initiated with a start condition (s) from the i 2 c-bus master which is followed by one of the two PCA8576C slave addresses available. all pca857 6cs with the corresponding sa0 level acknowledge in parallel with the slave addr ess but all PCA8576Cs with the alternative sa0 level ignore the whole i 2 c-bus transfer. after acknowledgement, one or more command bytes follow which define the status of the addressed PCA8576Cs. the last command byte is tagged with a cleared most significant bit, th e continuation bit c. the command bytes are also acknowledged by all addressed PCA8576Cs on the bus. after the last command byte, a series of display data bytes may follow. these display bytes are stored in the display ram at the ad dress specified by the data pointer and the subaddress counter. both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCA8576C device. the acknowledgement after each byte is made only by the (a0, a1, and a2) addressed PCA8576C. after the last display byte, the i 2 c-bus master issues a stop condition (p). 7.18 command decoder the command decoder identifies command bytes that arrive on the i 2 c-bus. all available commands carry a continuation bit c in their most significant bit position as shown in figure 17 . when this bit is set logic 1, it indicates th at the next byte of the transfer to arrive will also represent a command. if this bit is set logic 0, it indicates that the command byte is the last in the transfe r. further bytes will be regarded as display data. the five commands available to the PCA8576C are defined in ta b l e 8 . fig 16. i 2 c-bus protocol 013aaa27 6 s a 0 s 011100 0a c command a p a display data slave address r/w acknowledge by all addressed PCA8576Cs acknowledge by a0, a1 and a2 selected PCA8576C only n 1 byte(s) n 0 byte(s) 1 byte update data pointers and if necessary, subaddress counter (1) c = 0; last command (2) c = 1; commands continue fig 17. general format of the command byte msa833 rest of opcode c msb lsb
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 24 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.18.1 mode-set command [1] the possibility to disable the display allows implementation of blinking under external control. [2] bit b is not applicable for the static lcd drive mode. 7.18.2 load-data-pointer command table 8. definition of PCA8576C commands command operation code reference bit 7 6 5 4 3 2 1 0 mode-set c 1 0 lp e b m[1:0] section 7.18.1 load-data-pointer c 0 p[5:0] section 7.18.2 device-select c1100a[2:0] section 7.18.3 bank-select c11110i o section 7.18.4 blink-select c 1 1 1 0 ab bf[1:0] section 7.18.5 table 9. mode-set command bit description bit symbol value description 7c0, 1see figure 17 6 to 5 - 10 fixed value 4lp power dissipation (see table 6 ) 0 normal-power mode 1 power-saving mode 3e display status 0 disabled [1] 1 enabled 2b lcd bias configuration [2] 0 1 ? 3 bias 1 1 ? 2 bias 1 to 0 m[1:0] lcd drive mode selection 01 static; bp0 10 1:2 multiplex; bp0, bp1 11 1:3 multiplex; bp0, bp1, bp2 00 1:4 multiplex; bp0, bp1, bp2, bp3 table 10. load-data-pointer command bit description bit symbol value description 7c0, 1see figure 17 6 - 0 fixed value 5 to 0 p[5:0] 000000 to 100111 6 bit binary value, 0 to 39; transferred to the data pointer to define one of forty display ram addresses
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 25 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 7.18.3 device-select command 7.18.4 bank-select command [1] the bank-select command has no effect in 1:3 and 1:4 multiplex drive modes. 7.18.5 blink-select command [1] normal blinking is assumed when the lcd multiplex drive modes 1:3 or 1:4 are selected. [2] alternate ram bank blinking does not apply in 1:3 and 1:4 multiplex drive modes. 7.19 display controller the display controller executes the command s identified by the command decoder. it contains the status registers of the pca8 576c and coordinates their effects. the controller is also responsible for loading display data into the display ram as required by the filling order. table 11. device-select command bit description bit symbol value description 7c0, 1see figure 17 6 to 4 - 1100 fixed value 3 to 0 a[2:0] 000 to 111 3 bit binary value, 0 to 7; transferred to the subaddress counter to define one of eight hardware subaddresses table 12. bank-select command bit description bit symbol value description static 1:2 multiplex [1] 7 c 0, 1 see figure 17 6 to 2 - 11110 fixed value 1i input bank selection ; storage of arriving display data 0 ram bit 0 ram bits 0 and 1 1 ram bit 2 ram bits 2 and 3 0o output bank selection ; retrieval of lcd display data 0 ram bit 0 ram bits 0 and 1 1 ram bit 2 ram bits 2 and 3 table 13. blink-select command bit description bit symbol value description 7c0, 1see figure 17 6 to 3 - 1110 fixed value 2ab blink mode selection 0 normal blinking [1] 1 alternate ram bank blinking [2] 1 to 0 bf[1:0] blink frequency selection 00 off 01 1 10 2 11 3
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 26 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 8. internal circuitry fig 18. device protection diagram 013aaa10 9 v lcd v ss sync clk, osc, a0 to a2, sa0, v dd bp0 to bp3, s0 to s39 sda, scl
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 27 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 9. limiting values [1] values with respect to v dd . [2] pass level; human body model (hbm), according to ref. 5 ? jesd22-a114 ? . [3] pass level; machine model (mm), according to ref. 6 ? jesd22-a115 ? . [4] pass level; charged-device model (cdm), according to ref. 7 ? jesd22-c101 ? . [5] pass level; latch-up testing according to ref. 8 ? jesd78 ? at maximum ambient temperature (t amb(max) ). [6] according to the nxp store and transport requirements (see ref. 9 ? nx3-00092 ? ) the devices have to be stored at a temperature of +8 c to +45 c and a humidity of 25 % to 75 %. for long term storage products deviant conditions are described in that document. caution static voltages across the liquid crystal display can build up when the lcd supply voltage (v lcd ) is on while the ic supply voltage (v dd ) is off, or vice versa. this may cause unwanted display artifacts. to av oid such artifacts, v lcd and v dd must be applied or removed together. table 14. limiting values in accordance with the absolute maximum rating system (iec 60134). symbol parameter conditions min max unit v dd supply voltage ? 0.5 +8.0 v v lcd lcd supply voltage [1] v dd ? 8.0 v dd v v i input voltage on each of the pins scl, sda, clk, sync , sa0, osc and a0 to a2 ? 0.5 +8.0 v v o output voltage on each of the pins s0 to s39 and bp0 to bp3 [1] ? 0.5 +8.0 v i i input current ? 20 +20 ma i o output current ? 25 +25 ma i dd supply current ? 50 +50 ma i ss ground supply current ? 50 +50 ma i dd(lcd) lcd supply current ? 50 +50 ma p tot total power dissipation - 400 mw p o output power - 100 mw v esd electrostatic discharge voltage hbm [2] - 4000 v mm [3] - 200 v cdm [4] all pins - 500 v corner pins - 1000 v i lu latch-up current [5] - 150 ma t stg storage temperature [6] ? 65 +150 c t amb ambient temperature operating device ? 40 +85 c
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 28 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 10. static characteristics table 15. static characteristics v dd = 2.0 v to 6.0 v; v ss = 0 v; v lcd = v dd ? 6.0 v; t amb = ? 40 c to +85 c; unless otherwise specified. symbol parameter conditions min typ max unit supplies v dd supply voltage 2.0 - 6.0 v v lcd lcd supply voltage [1] v dd ? 6.0 - v dd ? 2.0 v i dd supply current: f clk = 200 khz [2] --120 a i dd(lp) low-power mode supply current v dd = 3.5 v; v lcd =0v; f clk =35khz; a0, a1 and a2 connected to v ss --60 a logic v il low-level input voltage on pins clk, sync , osc, a0 to a2 and sa0 v ss -0.3v dd v v ih high-level input voltage on pins clk, sync ,osc, a0 to a2 and sa0 0.7v dd -v dd v v ol low-level output voltage i ol = 0 ma - - 0.05 v v oh high-level output voltage i oh = 0 ma v dd ? 0.05 - - v i ol low-level output current output sink current; v ol =1.0v; v dd =5.0v; on pins clk and sync 1--ma i l leakage current v i =v dd or v ss ; on pins clk, scl, sda, a0 to a2 and sa0 ? 1-+1 a i l(osc) leakage current on pin osc v i =v dd ? 1-+1 a i pd pull-down current v i = 1.0 v; v dd =5.0v; on pins a0 to a2 and osc 15 50 150 a r sync_n sync resistance 20 50 150 k v por power-on reset voltage [3] -1.01.6v c i input capacitance [4] --7pf i 2 c-bus; pins sda and scl v il low-level input voltage v ss -0.3v dd v v ih high-level input voltage 0.7v dd -6.0 v i oh(clk) high-level output current on pin clk output source current; v oh =4.0v; v dd =5.0v 1--ma i ol(sda) low-level output current on pin sda output sink current; v ol =0.4v; v dd =5.0v 3--ma
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 29 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates [1] v lcd v dd ? 3 v for 1 ? 3 bias. [2] lcd outputs are open-circuit; inputs at v ss or v dd ; external clock with 50 % duty factor; i 2 c-bus inactive. [3] resets all logic when v dd < v por . [4] periodically sampled, not 100 % tested. [5] outputs measured one at a time. 10.1 typical supply cu rrent characteristics lcd outputs v bp voltage on pin bp c bpl = 35 nf; on pins bp0 to bp3 ? 20 - +20 mv v s voltage on pin s c sgm = 5 nf; on pins s0 to s39 ? 20 - +20 mv r bp resistance on pin bp v lcd =v dd ? 5 v; on pins bp0 to bp3 [5] --5k r s resistance on pin s v lcd =v dd ? 5 v; on pins s0 to s39 [5] --7.5k table 15. static characteristics ?continued v dd = 2.0 v to 6.0 v; v ss = 0 v; v lcd = v dd ? 6.0 v; t amb = ? 40 c to +85 c; unless otherwise specified. symbol parameter conditions min typ max unit v dd = 5 v; v lcd = 0 v; t amb = 25 cv dd = 5 v; v lcd = 0 v; t amb = 25 c fig 19. i ss as a function of f fr fig 20. ? i dd(lcd) as a function of f fr mbe530 0 200 50 0 10 20 30 40 100 i ss ( a) f fr (hz) normal mode power-saving mode mbe529 0 200 50 0 10 20 30 40 100 f fr (hz) ? i dd(lcd) ( a)
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 30 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 10.2 typical lcd output characteristics v lcd = 0 v; external clock; t amb = 25 cv lcd = 0 v; external clock; t amb = 25 c fig 21. i ss as a function of v dd fig 22. ? i dd(lcd) as a function of v dd 010 50 0 10 mbe528 20 30 40 5 i ss ( a) v dd (v) power-saving mode f clk = 35 khz normal mode f clk = 200 khz mbe527 010 50 0 10 20 30 40 5 v dd (v) 85 c 25 c ? 40 c ? i dd(lcd) ( a) v lcd = 0 v; t amb = 25 cv dd = 5 v; v lcd = 0 v fig 23. r o(max) as a function of v dd fig 24. r o(max) as a function of t amb 6 0 10 ? 1 mbe532 1 10 3 v dd (v) r s r bp r o(max) (k ) ? 40 0 40 120 2.5 0 2.0 mbe526 80 1.5 1.0 0.5 r s r bp r o(max) (k ) t amb ( c)
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 31 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 11. dynamic characteristics [1] f clk < 125 khz, i 2 c-bus maximum transmission speed is derated. [2] all timing values are valid within the operating supply voltage and ambient temperature range and are referenced to v il and v ih with an input voltage swing of v ss to v dd . table 16. dynamic characteristics v dd = 1.8 v to 5.5 v; v ss = 0 v; v lcd = 2.5 v to 6.5 v; t amb = ? 40 c to +85 c; unless otherwise specified. symbol parameter conditions min typ max unit timing characteristics: dri ver timing waveforms (see figure 25 ) f clk clock frequency normal-power mode; v dd = 5 v [1] 125 200 315 khz power-saving mode; v dd =3 v 21 31 48 khz t clk(h) clock high time 1 - - s t clk(l) clock low time 1 - - s t pd(sync_n) sync propagation delay - - 400 ns t sync_nl sync low time 1 - - s t pd(drv) driver propagation delay v lcd = 5 v --30 s timing characteristics: i 2 c-bus (see figure 26 ) [2] t buf bus free time between a stop and start condition 4.7 - - s t hd;sta hold time (repeated) start condition 4.0 - - s t su;sta set-up time for a repeated start condition 4.7 - - s t low low period of the scl clock 4.7 - - s t high high period of the scl clock 4.0 - - s t r rise time of both sda and scl signals - - 1 s t f fall time of both sda and scl signals - - 0.3 s c b capacitive load for each bus line - - 400 pf t su;dat data set-up time 250 - - ns t hd;dat data hold time 0 - - ns t su;sto set-up time for stop condition 4.0 - - s
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 32 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates fig 25. driver timing waveforms fig 26. i 2 c-bus timing waveforms mce424 0.7v dd 0.3v dd 0.7v dd 0.3v dd sync clk 0.5 v 0.5 v t pd(drv) t pd(sync_n) bp0 to bp3, and s0 to s39 t pd(sync_n) t sync_nl (v dd = 5 v) 1/f clk t clk(l) t clk(h) sda mga72 8 sda scl t su;sta t su;sto t hd;sta t buf t low t hd;dat t high t r t f t su;dat
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 33 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 12. application information 12.1 cascaded operation in large display configurations, up to 16 PCA8576Cs can be recognized on the same i 2 c-bus by using the 3-bit hardware subaddress (a0, a1 and a2) and the programmable i 2 c-bus slave address (sa0). cascaded PCA8576Cs are synchronized. they can share the backplane signals from one of the devices in the cascade. such an arrangement is cost-effective in large lcd applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. th e other PCA8576Cs of the cascade contribute additional segment outputs but their backpl ane outputs are left open-circuit (see figure 27 ). table 17. addressing cascaded PCA8576C cluster bit sa0 pin a2 pin a1 pin a0 device 100000 0011 0102 0113 1004 1015 1106 1117 210008 0019 01010 01111 10012 10113 11014 11115
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 34 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates the sync line is provided to maintain the corr ect synchronization between all cascaded PCA8576Cs. this synchronization is guarantee d after the power-on reset. the only time that sync is likely to be needed is if synchronizatio n is accidentally lost (e.g. by noise in adverse electrical environments; or by the defining a multiplex mode when PCA8576Cs with differing sa0 levels are cascaded). sync is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. a PCA8576C asserts the sync line and monitors the sync line at all other times. if synchroniza tion in the cascade is lost, it is restored by the first PCA8576C to assert sync . the timing relationship between the backplane waveforms and the sync signal for the various drive modes of the PCA8576C are shown in figure 28 . fig 27. cascaded PCA8576C configuration host micro- processor/ micro- controller sda scl clk osc sync 4 backplanes 40 segment drives lcd panel (up to 2560 elements) PCA8576C a0 a1 a2 sa0 v ss v dd v ss v lcd v dd v lcd 013aaa27 7 sda scl sync clk osc bp0 to bp3 (open-circuit) a0 a1 a2 sao v ss v dd v lcd PCA8576C bp0 to bp3 40 segment drives r t r 2c b
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 35 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates excessive capacitive coupling between scl or clk and sync will cause erroneous synchronization. if this is a problem y ou can increase the capacitance of the sync line (e.g. by an external capacitor between sync and v dd .) degradation of the positive edge of the sync pulse can be countered by an external pull-up resistor. fig 28. synchronization of the cascade for the various PCA8576C drive modes t fr = f fr 1 bp0 sync bp0 (1/2 bias) sync bp0 (1/3 bias) (a) static drive mode. (b) 1:2 multiplex drive mode. (c) 1:3 multiplex drive mode. (d) 1:4 multiplex drive mode. bp0 (1/3 bias) sync sync bp0 (1/3 bias) mgl755
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 36 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 13. package outline fig 29. package outline sot314-2 (lqfp64) of PCA8576Ch unit a max. a 1 a 2 a 3 b p ce (1) eh e ll p z y w v references outline version european projection issue date iec jedec jeita mm 1.6 0.20 0.05 1.45 1.35 0.25 0.27 0.17 0.18 0.12 10.1 9.9 0.5 12.15 11.85 1.45 1.05 7 0 o o 0.12 0.1 1 0.2 dimensions (mm are the original dimensions) note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.75 0.45 sot314-2 ms-026 136e10 00-01-19 03-02-25 d (1) (1) (1) 10.1 9.9 h d 12.15 11.85 e z 1.45 1.05 d b p e e a 1 a l p detail x l (a ) 3 b 16 c d h b p e h a 2 v m b d z d a z e e v m a x 1 64 49 48 33 32 17 y pin 1 index w m w m 0 2.5 5 mm scale l qfp64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm sot314 -2
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 37 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 14. handling information all input and output pins are protected ag ainst electrostatic discharge (esd) under normal handling. when handling metal-oxide semiconductor (mos) devices ensure that all normal precautions are taken as described in jesd625-a , iec 61340-5 or equivalent standards. 15. soldering of smd packages this text provides a very brief insight into a complex technology. a more in-depth account of soldering ics can be found in application note an10365 ?surface mount reflow soldering description? . 15.1 introduction to soldering soldering is one of the most common methods through which packages are attached to printed circuit boards (pcbs), to form electr ical circuits. the soldered joint provides both the mechanical and the electrical connection. th ere is no single sold ering method that is ideal for all ic packages. wave soldering is often preferred when through-hole and surface mount devices (smds) are mixed on one printed wiring board; however, it is not suitable for fine pitch smds. reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization. 15.2 wave and reflow soldering wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. the wave soldering process is suitable for the following: ? through-hole components ? leaded or leadless smds, which are glued to the surface of the printed circuit board not all smds can be wave soldered. packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. also, leaded smds with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased pr obability of bridging. the reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. leaded packages, packages with solder balls, and leadless packages are all reflow solderable. key characteristics in both wave and reflow soldering are: ? board specifications, in cluding the board finish , solder masks and vias ? package footprints, including solder thieves and orientation ? the moisture sensitivit y level of the packages ? package placement ? inspection and repair ? lead-free soldering versus snpb soldering
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 38 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 15.3 wave soldering key characteristics in wave soldering are: ? process issues, such as application of adhe sive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave ? solder bath specifications, including temperature and impurities 15.4 reflow soldering key characteristics in reflow soldering are: ? lead-free versus snpb solderi ng; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see figure 30 ) than a snpb process, thus reducing the process window ? solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board ? reflow temperature profile; this profile includ es preheat, reflow (in which the board is heated to the peak temperature) and coolin g down. it is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). in addition, the peak temperature must be low enough that the packages and/or boards are not damaged. the peak temperature of the package depends on package thickness and volume and is classified in accordance with ta b l e 1 8 and 19 moisture sensitivity precautions, as indicat ed on the packing, must be respected at all times. studies have shown that small packages reach higher temperatures during reflow soldering, see figure 30 . table 18. snpb eutectic process (from j-std-020c) package thickness (mm) package reflow temperature ( c) volume (mm 3 ) < 350 350 < 2.5 235 220 2.5 220 220 table 19. lead-free process (from j-std-020c) package thickness (mm) package reflow temperature ( c) volume (mm 3 ) < 350 350 to 2000 > 2000 < 1.6 260 260 260 1.6 to 2.5 260 250 245 > 2.5 250 245 245
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 39 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates for further information on temperature profiles, refer to application note an10365 ?surface mount reflow soldering description? . msl: moisture sensitivity level fig 30. temperature profiles for large and small components 001aac84 4 temperature time minimum peak temperature = minimum soldering temperature maximum peak temperature = msl limit, damage level peak temperature
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 40 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 16. abbreviations table 20. abbreviations acronym description aec automotive electronics council cdm charged-device model dc direct current hbm human body model i 2 c inter-integrated circuit ic integrated circuit lcd liquid crystal display lsb least significant bit mm machine model mos metal-oxide semiconductor msb most significant bit msl moisture sensitivity level pcb printed-circuit board por power-on reset rc resistance-capacitance ram random access memory rms root mean square scl serial clock line sda serial data line smd surface-mount device
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 41 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 17. references [1] an10365 ? surface mount reflow soldering description [2] iec 60134 ? rating systems for electronic tu bes and valves and analogous semiconductor devices [3] iec 61340-5 ? protection of electronic devices from electrostatic phenomena [4] ipc/jedec j-std-020d ? moisture/reflow sensitiv ity classification for nonhermetic solid state surface mount devices [5] jesd22-a114 ? electrostatic discharge (esd) sensitivity testing human body model (hbm) [6] jesd22-a115 ? electrostatic discharge (esd) se nsitivity testing machine model (mm) [7] jesd22-c101 ? field-induced charged-device model test method for electrostatic-discharge-withstand thresh olds of microelectronic components [8] jesd78 ? ic latch-up test [9] nx3-00092 ? nxp store and transport requirements [10] snv-fa-01-02 ? marking formats integrated circuits [11] um10204 ? i 2 c-bus specification and user manual 18. revision history table 21. revision history document id release date data sheet status change notice supersedes PCA8576C v.1 20100722 product data sheet - -
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 42 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates 19. legal information 19.1 data sheet status [1] please consult the most recently issued document before initiating or completing a design. [2] the term ?short data sheet? is explained in section ?definitions?. [3] the product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple device s. the latest product status information is available on the internet at url http://www.nxp.com . 19.2 definitions draft ? the document is a draft versi on only. the content is still under internal review and subject to formal approval, which may result in modifications or additions. nxp semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall hav e no liability for the consequences of use of such information. short data sheet ? a short data sheet is an extract from a full data sheet with the same product type number(s) and title. a short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. for detailed and full information see the relevant full data sheet, which is available on request vi a the local nxp semiconductors sales office. in case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. product specification ? the information and data provided in a product data sheet shall define the specification of the product as agreed between nxp semiconductors and its customer , unless nxp semiconductors and customer have explicitly agreed otherwis e in writing. in no event however, shall an agreement be valid in which the nxp semiconductors product is deemed to offer functions and qualities beyond those described in the product data sheet. 19.3 disclaimers limited warranty and liability ? information in this document is believed to be accurate and reliable. however, nxp semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. in no event shall nxp semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interrupt ion, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. notwithstanding any damages that customer might incur for any reason whatsoever, nxp semiconductors? aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the terms and conditions of commercial sale of nxp semiconductors. right to make changes ? nxp semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. this document supersedes and replaces all information supplied prior to the publication hereof. suitability for use in automotive applications ? this nxp semiconductors product has been qua lified for use in automotive applications. the product is not desi gned, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an nxp semiconductors product can reasonably be ex pected to result in personal injury, death or severe property or environmental dam age. nxp semiconductors accepts no liability for inclusion and/or use of nxp semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer?s own risk. applications ? applications that are described herein for any of these products are for illustrative purpos es only. nxp semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. customers are responsible for the design and operation of their applications and products using nxp semiconductors products, and nxp semiconductors accepts no liability for any assistance with applications or customer product design. it is customer?s sole responsibility to determine whether the nxp semiconductors product is suitable and fit for the customer?s applications and products planned, as well as fo r the planned application and use of customer?s third party customer(s). customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. nxp semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer?s applications or products, or the application or use by customer?s third party customer(s). customer is responsible for doing all necessary testing for the customer?s applic ations and products using nxp semiconductors products in order to av oid a default of the applications and the products or of the application or use by customer?s third party customer(s). nxp does not accept any liability in this respect. limiting values ? stress above one or more limiting values (as defined in the absolute maximum ratings system of iec 60134) will cause permanent damage to the device. limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the recommended operating conditions section (if present) or the characteristics sections of this document is not warranted. constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. terms and conditions of commercial sale ? nxp semiconductors products are sold subject to the gener al terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms , unless otherwise agreed in a valid written individual agreement. in case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. nxp semiconductors hereby expressly objects to applying the customer?s general terms and conditions with regard to the purchase of nxp semiconducto rs products by customer. no offer to sell or license ? nothing in this document may be interpreted or construed as an offer to sell products t hat is open for acceptance or the grant, conveyance or implication of any lic ense under any copyrights, patents or other industrial or intellectual property rights. document status [1] [2] product status [3] definition objective [short] data sheet development this document contains data from the objecti ve specification for product development. preliminary [short] data sheet qualification this document contains data from the preliminary specification. product [short] data sheet production this docu ment contains the product specification.
PCA8576C all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2010. all rights reserved. product data sheet rev. 1 ? 22 july 2010 43 of 44 nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates export control ? this document as well as the item(s) described herein may be subject to export control regu lations. export might require a prior authorization from national authorities. 19.4 trademarks notice: all referenced brands, produc t names, service names and trademarks are the property of their respective owners. i 2 c-bus ? logo is a trademark of nxp b.v. 20. contact information for more information, please visit: http://www.nxp.com for sales office addresses, please send an email to: salesaddresses@nxp.com
nxp semiconductors PCA8576C universal lcd driver fo r low multiplex rates ? nxp b.v. 2010. all rights reserved. for more information, please visit: http://www.nxp.com for sales office addresses, please se nd an email to: salesaddresses@nxp.com date of release: 22 july 2010 document identifier: PCA8576C please be aware that important notices concerning this document and the product(s) described herein, have been included in section ?legal information?. 21. contents 1 general description . . . . . . . . . . . . . . . . . . . . . . 1 2 features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 5 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2 6 pinning information . . . . . . . . . . . . . . . . . . . . . . 3 6.1 pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 6.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 7 functional description . . . . . . . . . . . . . . . . . . . 5 7.1 power-on-reset (por) . . . . . . . . . . . . . . . . . . 6 7.2 lcd bias generator . . . . . . . . . . . . . . . . . . . . . 6 7.3 lcd voltage selector . . . . . . . . . . . . . . . . . . . . 7 7.4 lcd drive mode waveforms . . . . . . . . . . . . . . . 9 7.4.1 static drive mode . . . . . . . . . . . . . . . . . . . . . . . 9 7.4.2 1:2 multiplex drive mode. . . . . . . . . . . . . . . . . 10 7.4.3 1:3 multiplex drive mode. . . . . . . . . . . . . . . . . 12 7.4.4 1:4 multiplex drive mode. . . . . . . . . . . . . . . . . 13 7.5 oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 7.5.1 internal clock . . . . . . . . . . . . . . . . . . . . . . . . . 14 7.5.2 external clock . . . . . . . . . . . . . . . . . . . . . . . . . 14 7.6 timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 7.7 display register . . . . . . . . . . . . . . . . . . . . . . . . 15 7.8 shift register . . . . . . . . . . . . . . . . . . . . . . . . . . 15 7.9 segment outputs. . . . . . . . . . . . . . . . . . . . . . . 15 7.10 backplane outputs . . . . . . . . . . . . . . . . . . . . . 15 7.11 display ram . . . . . . . . . . . . . . . . . . . . . . . . . . 15 7.12 data pointer . . . . . . . . . . . . . . . . . . . . . . . . . . 18 7.13 sub-address counter . . . . . . . . . . . . . . . . . . . 18 7.14 bank selector . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.14.1 output bank selector . . . . . . . . . . . . . . . . . . . 19 7.14.2 input bank selector . . . . . . . . . . . . . . . . . . . . . 19 7.15 blinker. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.16 characteristics of the i 2 c-bus. . . . . . . . . . . . . 20 7.16.1 bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7.16.2 start and stop conditions . . . . . . . . . . . . . 20 7.16.3 system configuration . . . . . . . . . . . . . . . . . . . 21 7.16.4 acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.16.5 PCA8576C i 2 c-bus controller. . . . . . . . . . . . . 22 7.16.6 input filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.17 i 2 c-bus protocol . . . . . . . . . . . . . . . . . . . . . . . 22 7.18 command decoder . . . . . . . . . . . . . . . . . . . . . 23 7.18.1 mode-set command . . . . . . . . . . . . . . . . . . . . 24 7.18.2 load-data-pointer command. . . . . . . . . . . . . . 24 7.18.3 device-select command . . . . . . . . . . . . . . . . . 25 7.18.4 bank-select command . . . . . . . . . . . . . . . . . . 25 7.18.5 blink-select command . . . . . . . . . . . . . . . . . . 25 7.19 display controller . . . . . . . . . . . . . . . . . . . . . . 25 8 internal circuitry . . . . . . . . . . . . . . . . . . . . . . . 26 9 limiting values . . . . . . . . . . . . . . . . . . . . . . . . 27 10 static characteristics . . . . . . . . . . . . . . . . . . . 28 10.1 typical supply current ch aracteristics . . . . . . 29 10.2 typical lcd output characteristics. . . . . . . . . 30 11 dynamic characteristics. . . . . . . . . . . . . . . . . 31 12 application information . . . . . . . . . . . . . . . . . 33 12.1 cascaded operation. . . . . . . . . . . . . . . . . . . . 33 13 package outline. . . . . . . . . . . . . . . . . . . . . . . . 36 14 handling information . . . . . . . . . . . . . . . . . . . 37 15 soldering of smd packages . . . . . . . . . . . . . . 37 15.1 introduction to soldering. . . . . . . . . . . . . . . . . 37 15.2 wave and reflow soldering. . . . . . . . . . . . . . . 37 15.3 wave soldering . . . . . . . . . . . . . . . . . . . . . . . 38 15.4 reflow soldering . . . . . . . . . . . . . . . . . . . . . . 38 16 abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 40 17 references. . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 18 revision history . . . . . . . . . . . . . . . . . . . . . . . 41 19 legal information . . . . . . . . . . . . . . . . . . . . . . 42 19.1 data sheet status . . . . . . . . . . . . . . . . . . . . . . 42 19.2 definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 19.3 disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 42 19.4 trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 43 20 contact information . . . . . . . . . . . . . . . . . . . . 43 21 contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

▲Up To Search▲

Price & Availability of PCA8576C

	To Download PCA8576C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .